› 論壇總覽 › MP500系列微型電腦討論區 › MP520-22: 無法開機
- This topic has 0 則回覆, 1 個參與人, and was last updated 3 days, 21 hours ago by
Black Wang.
-
作者文章
-
2025 年 8 月 7 日 上午 9:45 #1974
目前無法開機, 以下是 debug console 出現的訊息
請問可以如何處理?
[2025-08-01 09:19:36.016] DDR V1.11 f1474cf52f cym 23/05/09-11:02:36
[2025-08-01 09:19:36.045] LPDDR4X, 2112MHz
[2025-08-01 09:19:36.045] channel[0] BW=16 Col=10 Bk=8 CS0 Row=16 CS1 Row=16 CS=2 Die BW=16 Size=2048MB
[2025-08-01 09:19:36.050] channel[1] BW=16 Col=10 Bk=8 CS0 Row=16 CS1 Row=16 CS=2 Die BW=16 Size=2048MB
[2025-08-01 09:19:36.054] channel[2] BW=16 Col=10 Bk=8 CS0 Row=16 CS1 Row=16 CS=2 Die BW=16 Size=2048MB
[2025-08-01 09:19:36.058] channel[3] BW=16 Col=10 Bk=8 CS0 Row=16 CS1 Row=16 CS=2 Die BW=16 Size=2048MB
[2025-08-01 09:19:36.061] Manufacturer ID:0x13
[2025-08-01 09:19:36.067] CH0 RX Vref:26.7%, TX Vref:19.8%,20.8%
[2025-08-01 09:19:36.082] CH1 RX Vref:27.9%, TX Vref:19.8%,20.8%
[2025-08-01 09:19:36.097] CH2 RX Vref:27.1%, TX Vref:19.8%,21.8%
[2025-08-01 09:19:36.110] CH3 RX Vref:26.3%, TX Vref:20.8%,19.8%
[2025-08-01 09:19:36.121] change to F1: 528MHz
[2025-08-01 09:19:36.124] change to F2: 1068MHz
[2025-08-01 09:19:36.130] change to F3: 1560MHz
[2025-08-01 09:19:36.137] change to F0: 2112MHz
[2025-08-01 09:19:36.155] out
[2025-08-01 09:19:36.234] U-Boot SPL board init
[2025-08-01 09:19:36.260] U-Boot SPL 2017.09-mp520 (Sep 07 2024 – 12:45:42)
[2025-08-01 09:19:36.663] Trying to boot from MMC1
[2025-08-01 09:19:36.663] spl: mmc init failed with error: -123
[2025-08-01 09:19:36.667] Trying to boot from MMC2
[2025-08-01 09:19:36.677] Card did not respond to voltage select!
[2025-08-01 09:19:36.677] spl: mmc init failed with error: -95
[2025-08-01 09:19:36.680] Trying to boot from MTD2
[2025-08-01 09:19:36.680] Trying fit image at 0x400 sector
[2025-08-01 09:19:36.683] ## Verified-boot: 0
[2025-08-01 09:19:36.686] ## Checking atf-1 0x00040000 … sha256(7efcd01a0f…) + OK
[2025-08-01 09:19:36.723] ## Checking uboot 0x00200000 … sha256(6eb98f61fb…) + OK
[2025-08-01 09:19:36.730] ## Checking fdt 0x0034af20 … sha256(7228af81d8…) + OK
[2025-08-01 09:19:36.730] ## Checking atf-2 0xff100000 … sha256(1163474a5b…) + OK
[2025-08-01 09:19:36.733] ## Checking atf-3 0x000f0000 … sha256(da90adf3a4…) + OK
[2025-08-01 09:19:36.733] Jumping to U-Boot(0x00200000) via ARM Trusted Firmware(0x00040000)
[2025-08-01 09:19:36.740] Total: 504.868 ms
[2025-08-01 09:19:36.740]
[2025-08-01 09:19:36.757] INFO: Preloader serial: 2
[2025-08-01 09:19:36.767] NOTICE: BL31: v2.3():v2.3-589-g3389cfdda:derrick.huang
[2025-08-01 09:19:36.767] NOTICE: BL31: Built : 10:14:29, May 9 2023
[2025-08-01 09:19:36.767] INFO: spec: 0x13
[2025-08-01 09:19:36.767] INFO: ext 32k is valid
[2025-08-01 09:19:36.767] INFO: ddr: stride-en 4CH
[2025-08-01 09:19:36.767] INFO: GICv3 without legacy support detected.
[2025-08-01 09:19:36.767] INFO: ARM GICv3 driver initialized in EL3
[2025-08-01 09:19:36.767] INFO: valid_cpu_msk=0xff bcore0_rst = 0x0, bcore1_rst = 0x0
[2025-08-01 09:19:36.767] INFO: system boots from cpu-hwid-0
[2025-08-01 09:19:36.775] INFO: idle_st=0x21fff, pd_st=0x11fff9, repair_st=0xfff70001
[2025-08-01 09:19:36.775] INFO: dfs DDR fsp_params[0].freq_mhz= 2112MHz
[2025-08-01 09:19:36.775] INFO: dfs DDR fsp_params[1].freq_mhz= 528MHz
[2025-08-01 09:19:36.775] INFO: dfs DDR fsp_params[2].freq_mhz= 1068MHz
[2025-08-01 09:19:36.775] INFO: dfs DDR fsp_params[3].freq_mhz= 1560MHz
[2025-08-01 09:19:36.780] INFO: BL31: Initialising Exception Handling Framework
[2025-08-01 09:19:36.785] INFO: BL31: Initializing runtime services
[2025-08-01 09:19:36.785] WARNING: No OPTEE provided by BL2 boot loader, Booting device without OPTEE initialization. SMC`s destined for OPTEE will return SMC_UNK
[2025-08-01 09:19:36.785] ERROR: Error initializing runtime service opteed_fast
[2025-08-01 09:19:36.792] INFO: BL31: Preparing for EL3 exit to normal world
[2025-08-01 09:19:36.792] INFO: Entry point address = 0x200000
[2025-08-01 09:19:36.792] INFO: SPSR = 0x3c9
[2025-08-01 09:19:36.850]
[2025-08-01 09:19:36.850]
[2025-08-01 09:19:36.850] U-Boot 2017.09-mp520 (Sep 07 2024 – 12:45:42 +0800)
[2025-08-01 09:19:36.850]
[2025-08-01 09:19:36.850] Model: MP520
[2025-08-01 09:19:36.850] PreSerial: 2, raw, 0xfeb50000
[2025-08-01 09:19:36.858] DRAM: 8 GiB
[2025-08-01 09:19:36.858] Sysmem: init
[2025-08-01 09:19:36.858] Relocation Offset: eda2c000
[2025-08-01 09:19:36.858] Relocation fdt: eb9f8be8 – eb9fecc8
[2025-08-01 09:19:36.896] CR: M/C/I
[2025-08-01 09:19:36.909] “Synchronous Abort” handler, esr 0x8a000000
[2025-08-01 09:19:36.909]
[2025-08-01 09:19:36.909] * Reason: Exception from an Illegal execution state, or a PC or SP alignment fault
[2025-08-01 09:19:36.909] * PC = 65766971765d7a2f
[2025-08-01 09:19:36.909] * LR = 000000000023cf78
[2025-08-01 09:19:36.909] * SP = 00000000eb9f88b0
[2025-08-01 09:19:36.909] * ESR_EL2 = 000000008a000000
[2025-08-01 09:19:36.909] * Reloc Off = 00000000eda2c000
[2025-08-01 09:19:36.909]
[2025-08-01 09:19:36.909] x0 : 0000000000000007 x1 : 6576697264003a2f
[2025-08-01 09:19:36.909] x2 : 00000000edd30c3f x3 : 0000000000000000
[2025-08-01 09:19:36.909] x4 : 0000000000000000 x5 : 00000000edd2cbe8
[2025-08-01 09:19:36.909] x6 : 0000000000002f90 x7 : 0000000000000002
[2025-08-01 09:19:36.909] x8 : 0000000000002f8c x9 : 0000000000000008
[2025-08-01 09:19:36.909] x10: 00000000eb9f8a1c x11: 00000000eb9f8be8
[2025-08-01 09:19:36.909] x12: 0000000000002ec9 x13: 0000000000002f90
[2025-08-01 09:19:36.926] x14: 00000000edefb908 x15: 00000000eb9f8be8
[2025-08-01 09:19:36.926] x16: 0000000000000001 x17: 00000000eb9f8bd0
[2025-08-01 09:19:36.926] x18: 00000000eb9ffcd0 x19: 00000000ebc24980
[2025-08-01 09:19:36.926] x20: 00000000edd2cbe8 x21: 0000000000000000
[2025-08-01 09:19:36.926] x22: 0000000000000007 x23: 00000000edd30c3d
[2025-08-01 09:19:36.926] x24: 0000000000000000 x25: 0000000000000000
[2025-08-01 09:19:36.926] x26: 0000000000000000 x27: 0000000000000000
[2025-08-01 09:19:36.926] x28: 0000000000000000 x29: 00000000eb9f8a90
[2025-08-01 09:19:36.926]
[2025-08-01 09:19:36.926]
[2025-08-01 09:19:36.926] Call trace:
[2025-08-01 09:19:36.926] PC: [< 65766971765d7a2f >]
[2025-08-01 09:19:36.926] LR: [< 0023cf78 >]
[2025-08-01 09:19:36.926]
[2025-08-01 09:19:36.926] Stack:
[2025-08-01 09:19:36.926] [< 65766971765d7a2f >]
[2025-08-01 09:19:36.926] [< 0023b424 >]
[2025-08-01 09:19:36.926] [< 002a9074 >]
[2025-08-01 09:19:36.926] [< 002a92b0 >]
[2025-08-01 09:19:36.926] [< 00219fb0 >]
[2025-08-01 09:19:36.926] [< 00201e40 >]
[2025-08-01 09:19:36.926]
[2025-08-01 09:19:36.926] Copy info from “Call trace…” to a file(eg. dump.txt), and run
[2025-08-01 09:19:36.926] command in your U-Boot project: ./scripts/stacktrace.sh dump.txt
[2025-08-01 09:19:36.926]
[2025-08-01 09:19:36.926] Resetting CPU …
[2025-08-01 09:19:36.926]
[2025-08-01 09:19:36.926] ### ERROR ### Please RESET the board ### -
作者文章
- 需要以回覆此篇主題...